



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 :

G06F

A2

(11) International Publication Number:

WO 99/18484

(43) International Publication Date:

15 April 1999 (15.04.99)

(21) International Application Number: PCT/IB98/01432

(22) International Filing Date: 17 September 1998 (17.09.98)

(30) Priority Data:

97203033.2

2 October 1997 (02.10.97)


EP

(71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.
[NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven
(NL).(71) Applicant (for SE only): PHILIPS AB [SE/SE]; Kottbygatan 7,
Kista, S-164 85 Stockholm (SE).(72) Inventor: LINDWER, Menno, Menasshe; Prof. Holstlaan 6,
NL-5656 AA Eindhoven (NL).(74) Agent: KOPPEN, Jan; Internationaal Octrooibureau B.V., P.O.
Box 220, NL-5600 AE Eindhoven (NL).(81) Designated States: JP, European patent (AT, BE, CH, CY, DE,
DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

Without international search report and to be republished
upon receipt of that report.

(54) Title: A PROCESSING DEVICE FOR EXECUTING VIRTUAL MACHINE INSTRUCTIONS



(57) Abstract

A processing device comprises an instruction memory (120) for storing virtual machine instructions, such as Java byte codes. A processor (112) of the processing device comprises a predetermined microcontroller core (114) for executing native instructions from a predetermined set of microcontroller specific instructions. The native instructions differ from the virtual machine instructions. The processor (112) is of a type which may request re-feeding of a plurality of native instructions. For instance, the processor (112) may have a pipeline and/or instruction cache which after an interrupt need to be re-filled. The processing device comprises a pre-processor (130) with a converter (132) for converting at least one virtual machine instruction, fetched from the instruction memory, into at least one native instruction. Feeding means (136) of the pre-processor (130) feed native instructions to the microcontroller core (114) and re-feed native instructions in response to the processor requesting re-feeding of a number of native instructions.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

A processing device for executing virtual machine instructions

The invention relates to a processing device for executing virtual machine instructions; the processing device comprising: an instruction memory for storing instructions including at least one of the virtual machine instructions; a microcontroller comprising a
5 processor comprising a predetermined microcontroller core for executing native instructions from a predetermined set of microcontroller specific instructions; the native instructions being different from the virtual machine instructions; and a pre-processor comprising: a converter for converting at least one virtual machine instruction, fetched from the instruction memory into at least one native instruction; and feeding means for feeding native instructions
10 to the microcontroller core for execution.

The invention further relates to a pre-processor for use with a microcontroller comprising a processor comprising a predetermined microcontroller core for executing native instructions from a predetermined set of microcontroller specific instructions;
15 the pre-processor comprising: a converter for converting at least one virtual machine instruction, fetched from an instruction memory, into at least one native instruction; the native instructions being different from the virtual machine instructions; and feeding means for feeding native instructions to the microcontroller core for execution.

20 Increasingly, source programs are expressed in (compiled to) instructions of a virtual machine instead of native instructions of a microcontroller on which the program is to be executed. A main reason for using a virtual machine is portability of programs between different machines (platforms). A program expressed in the virtual machine instructions of the virtual machine can be executed relatively easily on several concrete
25 machines, using suitable interpreters operating on those machines. At this moment a driving force for using portable programs is Java, where Java programs (referred to as applets) are exchanged via Internet and can be executed on different native machines using processors with different instruction sets. Using a compiler, Java applets are expressed in Java byte codes (JBCs), which form the instructions of the Java Virtual Machine. For embedded

applications, a further driving force for using virtual machines is the need for compact code. As the size of software continuously grows, software compression techniques which, due to a certain initial costs, were not attractive before become feasible. One of such techniques is to choose a suitable virtual machine for a specific embedded application, such that the program
5 can be expressed more compactly in the virtual machine instructions than in the native instructions. An example of such a virtual machine is a stack machine, which is known for its compact representation. A specific virtual machine for an embedded application can be defined by first expressing the source program in virtual machine instructions of a chosen virtual machine, such as a stack machine, and additionally, replacing sequences of virtual
10 machine instructions which occur frequently in the compiled code by newly defined additional virtual machine instructions, where, for instance, one new instruction replaces a sequence of four existing instructions.

Conventionally, programs expressed in virtual machine instructions are executed by means of software interpretation. The processor (CPU) executes a special
15 interpreter program, where in a loop the processor fetches a virtual machine instruction, decodes it into a sequence of native instructions of the microcontroller core of the processor and executes each native instruction. This technique is slow and requires an additional interpreter program, which can be relatively large. To improve the execution speed, the so-called Just-In-Time (JIT) compilation technique is used. Just before starting execution of
20 software module expressed in virtual machine instructions, the module is compiled to native code (expressed in native machine instructions). In this way, the module needs to be stored twice in addition to the code for the compiler. The additional storage requirements of software interpretation are not desired for embedded systems. Instead it is preferred to use a hardware interpreter. In itself a hardware interpreter is known in the form of a Prolog pre-processor for Warren's abstract instruction set. In the paper "A Prolog pre-processor for
25 Warren's abstract instruction set" by B. Knödler and W. Rosenstiel, Microprocessing and Microprogramming 18 (1986) pages 71-81, a pre-processor is described for interpreting programs written in the Prolog programming language on a Motorola 68000 processor (MC68000). A compiler is used to translate the Prolog source program into instructions,
30 which have been defined by Mr. Warren and which are generally used for executing Prolog programs. The set of Warren instructions forms a virtual machine designed for executing Prolog programs. The sequence of Warren instructions resulting from the compilation are executed by the MC68000 with the aid of the pre-processor. After power-on, the MC68000 first performs a booting procedure by executing native MC68000 instructions. At the end of

the booting procedure, the MC68000 is ready to initiate the execution of a Prolog program. This is started by jumping to a predetermined address range. The pre-processor is a memory-mapped device, which is mapped to this range. When the pre-processor is addressed it reads a Warren instruction (of the translated Prolog program) from its own RAM, adaptively
5 synthesizes a sequence of MC68000 instructions and constants and sends these directly to the CPU for execution. The MC68000 instructions for each Warren instruction are stored in ROM of the pre-processor. In general, the pre-processor translates one Warren instruction into a sequence of MC68000 instructions. The pre-processor contains its own RAM
10 controller and ROM controller, which generate the addresses for the RAM and ROM of the pre-processor. The RAM controller manages the RAM instruction pointer. Each successive read operation of the MC68000 results in the pre-processor sending the next instruction (and optional constants) of the sequence to the CPU. If the sequence has been completed, a next read operation results in the first instruction of the sequence corresponding to the next
15 Warren instruction of the program being send to the CPU. After an interrupt, a repeated read operation of the CPU results in re-sending the last instruction (and optional constants).

It is an object of the invention to provide a processor device of the kind set forth which is suitable for use with a microcontroller which contains more than one instruction at a time.

20 To achieve the object, the processor is of a type which after the occurrence of a predetermined condition, such as an interrupt, requests re-feeding of up to a predetermined maximum of n native instructions, where $n > 1$; and the feeding means comprises means for in response to the processor requesting re-feeding of a number of native instructions, re-feeding the requested native instructions. The inventor has realised that
25 modern processors can comprise several native instructions at a time, where the execution of the instruction has not yet begun or has not yet been completed, and that in order to increase performance it is desired to exploit the capabilities of the processor of containing more than one instruction. The inventor had the insight that in order to cope with the situation in which the processor discards at least some of the already loaded instructions and at a later stage
30 requests re-feeding of several instructions (e.g. on the occurrence of certain conditions, such as an interrupt), a re-feeding mechanism is required for re-feeding the requested native instructions to the processor.

According to the measure defined in the dependent claim 2, the pre-processor comprises a feeding memory, such as a FIFO, for storing last fed instructions and

re-feeding from the feeding memory, providing a simple and effective way of re-feeding the instructions. In view of the fact that in general a virtual machine instruction is converted to a sequence of more than one native instruction, the first native instruction to be re-fed may be any instruction of the sequence. Moreover, the native instruction may correspond to an earlier virtual machine instruction than the current one. Finally, the sequence length may be different for different virtual machine instructions. Using the feeding memory makes it possible to simply re-feed native instructions from the memory instead of retracing virtual machine instructions and the corresponding native instructions.

According to the measure defined in the dependent claim 3, instructions being actively processed in the pipeline of the microcontroller can be re-fed. This makes the pre-processor particularly suitable for use in combination with a RISC-type processor which usually has a pipelined architecture.

According to the measure defined in the dependent claim 4, instructions stored in the instruction cache of the processor can be re-fed. This makes the pre-processor particularly suitable for use in combination with modern processors, such as RISC-type processors, which usually have an instruction cache.

According to the measure defined in the dependent claim 5, instruction stored in the cache or being processed in the pipeline can be re-fed.

According to the measure defined in the dependent claim 6, the feeding memory is capable of storing, in addition to instructions which may need to be re-fed, also instructions which are to be fed for the first time. In this way the pre-processor may in advance generate native instructions before the native instruction is actually requested, avoiding possible delays in feeding a first time requested instruction to the processor. Moreover, it allows the use of only one feeding mechanism which takes care of feeding first time requested instructions and of re-feeding instructions.

The measure defined in the dependent claim 7 shows a simple and effective way for unifying first time feeding and re-feeding. The instructions which have already been fed and the instruction(s) still to be fed are stored successively in the feeding memory, such as a FIFO. Logically the pre-processor maintains a pointer indicating a memory location in the feeding memory containing the instruction expected to be requested next (i.e. the first instruction which has not yet been requested before). In practice, this memory location may always be at a fixed position of the feeding memory, so that no separate pointer needs to be maintained. The pre-processor comprises a counter which indicates an address of the native instruction expected to be requested next by the processor

for first time feeding. Normally, each time a native instruction has been fed for the first time, the counter is incremented. The processor indicates (using an instruction pointer) an address of the instruction required next by the processor. This may be a request for a first time feeding or a re-feeding of an instruction. The pre-processor compares the requested
5 address to the address stored in the counter. Based on the offset, the instruction is located in the feeding memory. For instance, the counter may store the address of the instruction expected to be requested next, being one higher than the address of the instruction fed last. If indeed the processor requests this new instruction, the offset is zero. If the logical pointer points to the location of the new instruction, the instruction stored at this location is fed to
10 the processor. If the processor requests re-feeding of the previous instruction, the offset may be one or minus one (counted in units of an instruction, which may be 4 counted in units of bytes for a 32-bit instruction). By subtracting (or respectively adding) the offset from the pointer the requested instruction is located. It will also be appreciated that the counter and the logical pointer do not need to store the exact address/location of the instruction expected
15 to be requested next. For instance, the logical pointer may also indicate the last fed instruction.

The measure defined in the dependent claim 8 shows an alternative arrangement where no additional feeding memory is required. Instead the pre-processor stores state information which enable recreating the instructions requested by the processor
20 for refeeding. As an example, instead of storing fed instructions in a feeding memory, also pointers indicating instructions or information used to initially create the instructions may be stored in a memory.

In the measure defined in the dependent claim 9, part of the state is stored in the instruction pointer of the microcontroller, potentially reducing the costs of the
25 pre-processor.

In the measure defined in the dependent claim 10, the pre-processor comprises for at least one virtual machine instruction a corresponding translation table for translating the virtual machine instruction into a sequence of native instructions. The translation table may, for instance, be stored in ROM. The least significant part of the
30 instruction pointer of the processor is used to indicate which of the native instructions in the table is required (i.e. the least-significant part of the instruction pointer acts as a translation table offset indicator). During normal operation, the processor automatically increments the instruction pointer. Advantageously, the pre-processor does not need to store an own counter and increment this counter for indicating the native instruction expected to be read next. If

the processor requests a re-feeding, the processor will automatically set the instruction pointer to a previous value. In this way also re-feeding can be taken care of automatically.

The measure defined in dependent claim 11 provides an effective way for determining, in addition to the translation table offset, also the translation table in which the requested native instruction is located. A predetermined further part of the instruction pointer comprises a virtual machine instruction pointer indicating a virtual machine instruction in the instruction memory. This virtual machine instruction pointer can be seen as a virtual machine program counter, which needs to be incremented each time a new virtual machine instruction is required. The pre-processor fetches the virtual machine instruction indicated by the virtual machine instruction pointer from the instruction memory and based on the fetched virtual machine instruction locates the translation table. The least significant part of the instruction pointer of the processor is then used as an offset in the translation table. Whenever a sequence of native instructions relating to one virtual machine instruction has been completed, the virtual machine instruction pointer can be set to indicate the next virtual machine instruction, for instance, by using as a last native instruction in the sequence an explicit jump which sets the virtual machine instruction pointer to the desired value and resets the translation offset part of the instruction pointer or using one or more NOP (no operation) instructions so that eventually an overflow of the translation offset part results in the processor incrementing the virtual machine instruction pointer. It will be appreciated that it is not required that each request from the processor for an instruction results in fetching a virtual machine instruction from the instruction memory. Advantageously, the pre-processor comprises a cache for storing already fetched or expected to be fetched virtual machine instructions from the instruction memory.

Advantageously, as an alternative to a full native instruction the translation table contains a native instruction skeleton for at least native instructions with variable parts. The skeleton comprises predetermined fixed parts of the native instruction, such as the operation code, whereas variable elements of the instruction, such as certain operands, are loaded adaptively, for instance from parameters of the corresponding virtual machine instruction.

The measure defined in dependent claim 12, provides an alternative for the use of the virtual machine instruction pointer. In this embodiment the translation table is divided into several sub-tables, at least one of the sub-tables comprising a sequence of native instructions or native instruction skeletons. A sub-table may but does not need to correspond to a complete sequence of native instructions corresponding to one virtual instruction. In

practice it may be preferred to choose a sub-table size of only 4 or 8 native instructions, which may be less than the maximum sequence of native instructions for a virtual machine instruction. The translation table offset indicator indicates an offset in one of the sub-tables.

A predetermined further part of the instruction pointer comprises a sub-table indicator. The

5 pre-processor uses the value of the sub-table indicator to locate the actually involved sub-table. Preferably, in normal operation the sub-table indicator is incremented by one unit each time a native instruction is fetched from a next sub-table (regardless of the sub-table being related to the same or different virtual machine instructions). The pre-processor may store pointers to the related sub-table(s) for the last used sub-table indicators. Particularly for
10 relatively small sub-tables, a sequence of native instructions relating to one virtual machine instruction may be complemented by NOP instructions in order to ensure that the sequence ends on a sub-table boundary (eliminating the use of jump operations to correct the value of the sub-table indicator part of the instruction pointer). Most processors can execute a NOP operation significantly faster than a jump operation.

15 The measure defined in the dependent claim 13 ensures that no deadlock situation can occur wherein the processor has requested an instruction and blocks the bus until the instruction has been supplied, whereas the pre-processor first needs to obtain a (virtual machine) instruction from the instruction memory via the same bus before it can supply the native instruction.

20 These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments shown in the drawings.

Figure 1 illustrates four possible architectural options of locating the pre-processor in the processing device;

25 Figure 2 shows a translation table for translating a virtual machine instruction into a sequence of native instructions;

Figure 3 shows a block diagram of an embodiment of the processing device wherein a feeding memory is used for re-feeding instructions;

Figure 4 illustrates a uniform way of feeding and re-feeding instructions;

30 Figure 5 illustrates using the instruction pointer of the processor as an index into the translation table; and

Figure 6 shows an alternative use of the instruction pointer.

Figure 1 illustrates four possible architectural options of locating the pre-

processor in the processing device 100. Three main components of the processing device 100, are the microcontroller 110, the instruction memory 120 and the pre-processor 130. In all figures the microcontroller 110 comprises the instruction memory 120 and the pre-processor 130. The processing device 100 is not shown explicitly. By combining all main
5 elements in the microcontroller 110, which preferably is a one-chip device, optimum performance can be achieved. It will be appreciated that, if desired, the instruction memory 120 and/or the pre-processor 130 may be located outside the microcontroller 110, where the microcontroller bus 140 is extended outside the microcontroller 110 and, for instance, coupled to an external bus such as PCI.

10 The instruction memory 120 contains virtual machine instructions, such as instructions for a stack machine. An example of such virtual machine instructions are Java bytecodes. The microcontroller 110 comprises a processor 112 with a predetermined microcontroller core 114, referred to as a native machine, for executing native instructions from a predetermined set of microcontroller specific instructions. An example of a
15 microcontroller suitable for executing embedded software is a RISC-type microcontroller, like the MIPS PR3001 range of microprocessors. The native instructions of the microcontroller core 114 are different from the virtual machine instructions of the virtual machine. As such the microcontroller 110 is not able to directly execute virtual machine instructions stored in the instruction memory 120. In response to the processor 110
20 requesting an instruction, the pre-processor 130 issues the native instruction. In order to be able to generate the native instruction the pre-processor 130 may fetch a virtual machine instruction from the instruction memory 120 using fetching means 134. The pre-processor 130 comprises a converter 132 for converting a virtual machine instruction, fetched from the instruction memory 120, into at least one native instruction. In general, a virtual machine
25 instruction is converted to a sequence of native instructions. The pre-processor 130 further comprises a feeding means 136 for feeding native instructions of the sequence to the microcontroller core for execution. When executing a virtual machine program the microcontroller 110 in fact executes a native program generated by the pre-processor 130. Where normally an instruction pointer of the microcontroller 110 indicates the next
30 instruction in the instruction memory 120 required by the microprocessor 110 to be executed next, now the instruction pointer indicates to the pre-processor 130 that a next native instruction is required (or a re-feeding of a previous instruction). Logically, the pre-processor 130 manages an independent virtual machine instruction pointer indicating the current (or next) virtual machine instruction in the instruction memory 120. The microcontroller has no

(explicit) knowledge of the virtual machine instruction or the virtual machine instruction pointer.

The processor 112 is of a type which after the occurrence of a predetermined condition requests re-feeding of up to a predetermined maximum of n native instructions, where $n > 1$. Such a condition may be an interrupt, causing the processor to discard instructions already in the processor. A processor 112 with a k -stage pipelined will normally operate on k instructions at a time. The occurrence of the condition may result in discarding all k instructions. A further reason for discarding more than one instruction is where the processor comprises an instruction cache 116 for storing up to h instructions. The occurrence of the condition may result in discarding all h instructions in the cache 116. At a later stage, the processor 112 may return to the execution of the virtual machine program and request re-feeding of more than one instruction. To this end, the feeding means 136 comprises means for in response to the processor 112 requesting re-feeding of a number of native instructions, re-feeding the requested native instructions.

It will be appreciated that the instruction memory 120 may also contain native instructions. Such native instructions may for instance be used to initialise the system or to allow certain software modules, such as drivers or special parts of the embedded software application, to be compiled to native instructions for optimal performance. A distinction between native instructions and virtual machine instructions in the instruction memory 120 may be made on the address of the instruction, where a predetermined range of addresses is allocated for virtual machine instructions. Other alternatives include using a special bit for each instruction indicating whether the instruction is a native instruction or a virtual machine instruction; or using a special register which indicates the current type of instruction, where the content of the register needs to be changed each time a change of type occurs. The pre-processor 130 ensures that native instructions are passed from the instruction memory 120 to the processor 112 unmodified.

In Fig. 1A the main components of the processing device are interconnected via a general peripheral interconnect bus 140, such as the PI bus. The pre-processor 130 is a peripheral on the bus. The pre-processor 130 may act as a memory-mapped peripheral, where a predetermined range of addresses is allocated to the pre-processor. In response to the processor 110 issuing on the bus 140 a request for an instruction with an address in this range, the pre-processor 130 issues the native instruction on the bus 140. When required, the pre-processor 130 fetches a virtual machine instruction from the instruction memory 120 via the bus 140.

In Figs. 1B and 1C, the pre-processor 130 is located in between the microcontroller 110 and the instruction memory 120. If the pre-processor 130 needs to distinguish between native and virtual machine instructions, these configurations may delay execution of native instructions stored in the instruction memory 120. For reasons of clarity not all elements shown in Fig. 1A are repeated in Fig. 1B, 1C and 1D.

In Fig. 1D, the pre-processor 130 is embedded in the microcontroller 110. The pre-processor 130 is preferably located between an instruction cache 116 of the microcontroller 110 and the core 114. This configuration allows for optimal performance but, unlike the configurations of Figs 1A, 1B and 1C, requires changes to the microcontroller 110 and, as such, the pre-processor 130 can not as an off-the-shelf design be used for different types of microcontrollers.

The converter 132 is used for converting a virtual machine instruction, fetched from the instruction memory 120, into at least one native instruction. As an example, the Java byte code (a virtual machine instruction) for integer addition (0x60) results in adding the two top elements of the stack, removing the two top elements from the stack and pushing the sum on the stack. This virtual machine instruction may be converted to the following sequence of instructions (native instructions) for a MIPS processor (a 32-bits machine), where \$tosp is a register pointing to the first empty location of the stack (above the top of stack):

```

20      lw $a0, 4 ($tosp)  /* load the top element of the stack in register $a0
      lw $a1, 8 ($tosp)  /* load the second element of the stack in $a1
      add $a0, $a1, $a0  /* add $a0 and $a1, place the sum in $a0
      addi $tosp, $tosp, 4/* lower the stack by one element
      sw $a0, 4 ($tosp)  /* store the sum in the new top of stack

```

25 Preferably, the converter 132 comprises a table for converting a virtual machine instruction to a sequence of native instructions. A one dimensional table may be used, where each cell of the table comprises a sequence of native instructions for one corresponding virtual machine instruction. The cell number may correspond to the value of the corresponding virtual machine instruction. As an example, the sequence of native instructions for the Java integer addition (0x60) may be located in cell 96 (= 0x60 in hexadecimal notation). Since the length of the sequence of native instructions may vary considerably for the various virtual instructions, preferably the sequences are located in a one-dimensional table without any explicit cells where the sequences immediately follow each other. Such a translation table 200 is shown in Fig. 2, where the implicit cell boundaries are indicated using dotted lines. In

order to be able to locate a sequence for a virtual machine instruction a code index table 210 may be used, which for each virtual machine instruction (VMI 1 to VMI N) indicates the starting point of the corresponding sequence in the translation table 200. For the cell of the translation table 200 which corresponds to VMI 3 the related sequence 220 of native
 5 instruction NI 1 to NI M are shown.

A further example of a conversion is given for the Java byte code *bipush* *n* (used for sign extending byte *n* and placing the result on top of the stack). This virtual machine instruction consists of two bytes {0x16 and *n*}, where the first byte specifies the operation and the second byte provides the parameter *n*. The instruction may be converted to
 10 the following sequence of native MIPS instructions:

```

ori $a0, $0, n      /* Load register $a0 with constant n */
sll $a0, $a0, 24    /* Shift left by 24 bits */
sra $a0, $a0, 24    /* Arithmetic shift right, causing sign extension, by
                    /* replicating last left-most bit */
15 sw $a0, 0 ($tosp) /* Store result at new top of stack */
addi $tosp, -4      /* Increment stack size */
  
```

This example illustrates that a virtual machine instruction may be parameterised, where an operation code is followed by at least one operand. Advantageously, the converter 132 comprises a translation table 200, where native instructions are represented either by the full
 20 code or by an instruction skeleton. As an example, the instruction *addi \$tosp, -4* (last instruction of the sequence of the previous example) contains no variable parts and may be located in full as a 4-byte entry in the table. The instruction *ori \$a0, \$0, n* (first instruction of the sequence of the previous example) contains a variable part and may be located in the table as a skeleton, not specifying the variable part (being *n*). Preferably, the entry in the
 25 table for an instruction skeleton is the same width as a full instruction (e.g. 4-bytes for a MIPS processor), allowing a uniform table. Further information may be located in the table (or in separate table(s)) for indicating how the unspecified part of the native instruction skeleton should be filled in. Advantageously, microprogramming is used to fill in the unspecified parts. The further information may then comprise or indicate micro code. It will
 30 be appreciated that it is advantageous to use for an instruction skeleton a same structure (width and composition) as for a full native instruction. However, other structures may be used as well.

If the virtual machine is a stack oriented machine, preferably the stack or at least the top elements of the stack are mapped onto registers of the microcontroller 110. In

this way the memory stack (with the virtual machine stack) is mapped to the register stack. Assuming that registers \$r1, \$r2 and \$r3 contain three successive elements of the memory stack, where initially \$r1 corresponds to the first empty location of the memory stack (above the top of the stack), \$r2 contains the top of the memory stack, and \$r3 contains the second element of the memory stack, the Java byte code *bipush n* may be converted to the following sequence of native MIPS instructions:

```
ori $r1, $0, n
sll $r1, $r1, 24
sra $r1, $r1, 24
```

10 After this operation, \$r1 contains the top of the memory stack.

Similarly, the Java byte code (a virtual machine instruction) for integer addition (0x60) may be converted to the following sequence of MIPS instructions, starting from the same position where initially \$r1 corresponds to the first empty location of the memory stack (above the top of the stack), \$r2 contains the top of the memory stack, and \$r3 contains the second element of the memory stack:

```
add $r3, $r2, $r3
```

After this operation, \$r3 contains the top of the memory stack.

In above examples, preferably the position of the top of the memory stack (i.e. which register contains the top of the memory stack) is indicated using a register 138 of the converter 132. The converter uses the register 138, referred to as the Register Stack Pointer (RSP), to generate the appropriate native instructions. Preferably, microprogramming is used to specify the register operands of the native instructions. In this way also fixed native instructions have become variable, since the register operands need to be specified by the converter 132. Preferably, such operands are also stored in the translation table 200 using instruction skeletons. Assuming that RSP points to the first free register, the Java byte code *bipush n* may be converted to the following sequence of native MIPS instructions under control of the corresponding micro code:

Micro code	Instructions
$rsp -= 1; f_{ig} = rsp + 1$	<code>ori \$(rsp + 1), \$0, n</code>
$f_{ig} = rsp + 1; f_{a0} = rsp + 1$	<code>sll \$(rsp + 1), \$(rsp + 1), 24</code>
$f_{ig} = rsp + 1; f_{a0} = rsp + 1$	<code>sra \$(rsp + 1), \$(rsp + 1), 2</code>

where f_{ig} indicates the target register for the instruction, and f_{a0} and f_{a1} indicate the first and, respectively, second argument register for the instruction. A following Java byte code *iadd* for adding the two top elements of the stack would result in the following micro code and

instruction:

$f_{g_0} = \text{rsp} + 2$; $f_{s_0} = \text{rsp} + 2$; $f_{s_1} = \text{rsp} + 1$; $\text{rsp} += 1$
 add \$(\text{rsp} + 2)\$, \$(\text{rsp} + 2)\$, \$(\text{rsp} + 1)\$

Figure 3 illustrates an embodiment according to the invention wherein the
 5 pre-processor 130 comprises a feeding memory 300. The feeding memory 300 comprises a
 part 310 for storing at least n instructions which were last fed to the processor (n being the
 maximum number of native instructions of which the processor could request re-feeding). In
 response to the processor 112 requesting re-feeding of a number of instructions, the feeding
 means 136 re-feeds the requested instructions from the feeding memory 300. Preferably, the
 10 feeding memory part 310 has a FIFO function 136. Each time an instruction is fed to the
 processor 112 for the first time, the instruction is loaded into the part 310 and, if the part
 310 is full, the oldest instruction is removed. Advantageously, for a microcontroller with a
 k -stage pipeline n is equal to or larger than k . Similarly, for a processor with an instruction
 cache for storing up to h instructions n is equal to or larger than h . If both a k -stage pipeline
 15 and an instruction cache for storing up to h instructions, n is preferably equal to or larger
 than $k + h$.

In a further embodiment according to the invention, the feeding memory
 300 comprises memory locations 320 for storing a further m native instructions, where $m \geq$
 1. This allows the pre-processor 130 to generate up to m native instructions in advance for
 20 first time feeding to the processor and to store the additional instructions also in the feeding
 memory 300. Preferably, the part 320 of the feeding memory 300 has a FIFO function. Each
 time an instruction is fed to the processor 112 this instruction is removed from part 320 and
 inserted into part 310. The pre-processor 130 inserts the instructions in the part 320.
 Preferably the two memory parts 310 and 320 of the feeding memory 300 are combined.
 25 This may be implemented using one unified FIFO. Other alternatives, such as cyclic buffers
 with corresponding pointer, may also be used.

In a further embodiment according to the invention a unified mechanism
 is used for first time feeding and re-feeding of native instructions from the feeding memory
 300 to the processor 112. The feeding memory 300 stores instructions to be successively
 30 first-time fed (part 320) or re-fed (part 310) in a successive manner, as illustrated in Fig.4.
 The pre-processor 130 comprises a counter 400 which indicates an address of a native
 instruction expected to be requested next by the processor for first time feeding. The counter
 400 can be seen as the expected instruction pointer. The pre-processor 130 receives from the
 processor an actual instruction pointer 410 which indicates the actually requested native

instruction. This may be the expected instruction, but may also be an already fed instruction. The pre-processor 130 comprises means to determine an offset of an actual address of an instruction (410) requested by the processor with respect to the address stored in the counter 400. Shown is a subtracter 420 for subtracting the expected and the received instruction pointer. If the received instruction pointer is subtracted from the expected instruction pointer, the outcome will range from 0 to n, where 0 indicates that the first new instruction is requested and the other values indicate a request for re-feeding. Based on the offset, the instruction is located in the feeding memory 300 and fed to the processor 112. Preferably the locating is performed by combining the offset with a value of a pointer to the feeding memory 300. Shown is a pointer 430 which indicates the first native instruction which has not yet been fed to the processor 112 (i.e. the instruction expected to be fed under normal circumstances). A subtracter 440 subtracts the offset from the value of the pointer 430. The resulting value points to the desired instruction. After the pre-processor 130 has compared the expected and the received instruction pointers the expected instruction pointer is normally set to the received instruction pointer + 1 instruction (for a 4-byte instruction this may imply incrementing the counter 400 by 4). Depending on the arrangement chosen for the feeding memory 300 it may be required to increment the value of the pointer 430 by one each time an instruction is fed for the first time to the processor 112. If for instance a shift register is used for the feeding memory where a first time feeding of an instruction results in a shift, this is not required.

As an alternative to an alternative to the use of the feeding memory 300, the pre-processor 130 comprises storing means for storing a state of the pre-processor enabling to regenerate at least n instructions which were last fed to the processor. For instance, the pre-processor 130 could comprise a memory similar to the feeding memory 130 for storing pointers to the last fed n instructions or other state information allowing any of these instructions to be located or otherwise regenerated. The feeding means 136 is operative to, in response to the processor requesting re-feeding of a number of instructions, re-feeding the requested instructions by regenerating the instructions based on the stored state.

Advantageously, in a further embodiment the storing means is operative to store at least part of the state in an instruction pointer of the microcontroller. This can be simply performed by issuing a jump instruction to the microcontroller which set the instruction pointer to a value reflecting the part of the state. The feeding means 136 is operative to retrieve the stored part from the instruction pointer.

Fig. 5 illustrates storing part of the state in the instruction pointer. The pre-processor 130 comprises for at least one virtual machine instruction a corresponding translation table for translating the virtual machine instruction into a sequence of native instructions. The translation table may, for instance, be stored in ROM. The translation table may be a cell 220 of the table described earlier and for which an example is shown in Fig. 2. In this alternative embodiment, the least significant part of the instruction pointer of the processor is used to indicate which of the native instructions (e.g. NI 1 to NI n) in the table is required (i.e. the least-significant part of the instruction pointer acts as a translation table offset indicator). This part may, for instance, be 5-bit wide, allowing for a maximum of 32 native instructions for a virtual machine instruction without using further measures. During normal operation, the processor 112 automatically increments the instruction pointer. Advantageously, the pre-processor 130 does not need to store an own counter, like counter 400, and increment this counter for indicating the native instruction expected to be read next. If the processor requests a re-feeding, the processor 112 will automatically set the instruction pointer to a previous value. In this way also re-feeding can be taken care of automatically. Fig. 5 shows a structure of the instruction pointer 500 of the processor 112, where the least significant part 510, starting at the least significant bit (LSB) is used for the translation table offset indicator. The pre-processor 130 comprises means 540 for extracting the translation table offset indicator 510 from the instruction pointer 500 (this may same involve an XOR operation on the instruction pointer 500 with a predetermined bit mask with '1'-bits at the position of the part 510 and '0'-bits for the other part(s). The extracted part may directly be used as a pointer into the translation table or used as an offset.

In a further embodiment, a predetermined further part 520 of the instruction pointer 500 comprises a virtual machine instruction pointer indicating a virtual machine instruction in the instruction memory 120. This virtual machine instruction pointer 520 can be seen as a virtual machine program counter, which needs to be incremented each time a new virtual machine instruction is required. If the pre-processor 130 is a memory mapped peripheral, one or more of the most significant bits of the instruction pointer 500 are reserved for indicating the address range reserved for the pre-processor 130. In principle, the remaining bits may be used for the part 520. Preferably this part is at least 16 bit wide, allowing for 64 KB blocks of virtual machine program. Also the Register Stack Pointer 138 of Fig. 1A may be encoded in the instruction pointer, eliminating the need for the pre-processor 130 to maintain this pointer.

The pre-processor 130 comprises means 530 for extracting the virtual

machine instruction pointer 520 from the instruction pointer 500. The pre-processor 130 fetches the virtual machine instruction indicated by the extracted virtual machine instruction pointer from the instruction memory 120. Based on the fetched virtual machine instruction the pre-processor 130 locates the translation table. The least significant part 510 of the instruction pointer 500 of the processor is then used as an offset in the translation table. Means 540 are used for extracting the least significant part 510 from the instruction pointer 500. Preferably, the translation tables for the respective virtual machine instructions are combined into one sequential table, where a cell is reserved for native instructions corresponding to one virtual machine instruction. Such a table has been described before and an example 200 has also been shown in Fig. 2. An index table 210, as described earlier, may be used for locating the relevant part of the translation table 200 for each virtual machine instruction. Adding means 560 may be used for adding the output of the index table 200 (i.e. a cell address of the translation table 200) to the translation table offset (output of the extracting means 540). Advantageously, the pre-processor 130 comprises a cache 550 for storing already fetched or expected to be fetched virtual machine instructions from the instruction memory 120. Whenever a sequence of native instructions relating to one virtual machine instruction has been completed, the virtual machine instruction pointer can be set to indicate the next virtual machine instruction, for instance, by using as a last native instruction in the sequence an explicit jump which sets the virtual machine instruction pointer to the desired value and resets the translation offset part of the instruction pointer. Advantageously, the part 520 of the instruction pointer is the next higher part in significance compared to the part 510. In this way, the virtual machine instruction pointer can also be incremented by using one or more NOP (no operation) instructions so that eventually an overflow of the translation offset part 510 results in the processor 112 incrementing the virtual machine instruction pointer. Depending on the processor, it may be faster to execute one or more NOP instructions than a jump. It will be appreciated that it is not required that each request from the processor 112 for a native instruction results in the pre-processor 130 fetching a virtual machine instruction from the instruction memory 120.

In an alternative embodiment shown in Fig. 6, the translation table 600 is divided into several sub-tables; shown are sub-tables 602, 604, 606, 608, and 609. Each sub-table comprises at least one native instruction or native instruction skeleton, where at least one of the sub-tables comprises a sequence of native instructions or native instruction skeletons. Advantageously, a sequence of native instructions for a virtual machine instruction starts at the first entry of a sub-table. The sub-table may, but does not need to, correspond to

a complete sequence of native instructions corresponding to one virtual machine instruction. The sub-table may be shorter than the sequence, in which case it is preferred that the sequence continues in the sequentially next sub-table. In practice it may be preferred to choose a sub-table size of only 4 or 8 native instructions, which may be less than the maximum sequence of native instructions for a virtual machine instruction. The translation table offset indicator 510 indicates an offset in one of the sub-tables. A predetermined further part 620 of the instruction pointer 500 comprises a sub-table indicator. The pre-processor 130 uses the value of the sub-table indicator 620 to locate the actually involved sub-table. To this end, the pre-processor 130 comprises means 610 for extracting the sub-table indicator 620 from the instruction pointer 500. Preferably, in normal operation the sub-table indicator is incremented by one unit each time a native instruction is fetched from a next sub-table (regardless of the sub-table being related to the same or different virtual machine instructions). As an example, assume that the sequence of a first virtual machine instruction is stored in the successive sub-tables with respective sub-table numbers of 110, 111, and 112; that the next virtual machine instruction is stored in sub-tables 85 and 86, and that a third virtual machine instruction is stored in sub-tables 41 and 42. If the sub-table size is 4 entries (using a 2-bit translation table offset indicator 510), the first series of four native instructions (of sub-table with number 110) may be indicated by, for instance, a sub-table indicator 620 value of 1, where the translation table offset indicators runs from 0 to 3. The second series of four native instructions (of sub-table with number 111) will then be indicated by a sub-table indicator 620 value of 2. The third series will be indicated by a sub-table indicator 620 value of 3. The fourth series (although relating to a different virtual machine instruction) will be indicated by the next value of the sub-table indicator 620, being 4. Advantageously, the pre-processor 130 comprises a cache 630 for storing pointers to the related sub-table(s) for the last used sub-table indicators. In this example, the cache would store:

sub-table indicator	sub-table number
1	110
2	111
3	112
4	85

Preferably, the sub-tables have equal size. If so, for the purpose of re-feeding, an instruction can be located by, based on the sub-table indicator 620, locating the sub-table number in the cache 630, multiplying the sub-table number by the size, and adding the translation table offset 510. Advantageously, the sub-tables have an equal size which is a power of 2. By using a translation table offset indicator 510 with a corresponding length (a k-bit indicator corresponds to a sub-table size of 2^k), the sub-table indicator will be incremented automatically (as a result of an overflow of the translation table offset indicator 510) each time all instructions of a sub-table have been dealt with. At the end of a sequence of native instructions for one virtual machine instruction, additional NOP instruction(s) may be used to complement the sequence to end at the boundary of the sub-table. In this way, the sub-table indicator 620 will also be automatically incremented to a correct value for successive sequences of instructions. Alternatively a jump instruction may be used, which resets the translation table offset indicator 510 and increments the sub-table indicator 620. For variable size sub-tables, a separate index table, similar to table 210, may be used for locating the starting address of a sub-table based on the sub-table number.. In practice it may be possible to use a very small sub-table indicator 620. For a processor which requests re-feeding of up to 16 instructions and using sub-tables with 4 entries, it is sufficient to use a 2-bit sub-table indicator 620. In this example, the cache 630 only needs to have 4 entries.

It will be appreciated that for the sub-table indicator 620 also the actual sub-table number may be used. In this case, however, jumps are required to set the sub-table indicator 620 to the correct value, for instance if a different sequence is started. Also the size of the sub-table indicator 620 will have to be larger, to be able to represent all sub-table numbers. Using such an arrangement, the combination of the sub-table indicator 620 and the translation table offset indicator 510 can directly indicate an entry in the table 600, making the cache 630 redundant.

In a further embodiment according to the invention, the microcontroller 110 comprises the instruction memory 120 and the pre-processor 130. The processor 112, the instruction memory 120 and the pre-processor 130 being coupled via an atomic-transaction microcontroller bus 140. With an atomic transaction bus is meant a bus on which

a device in order to perform a read operation, such as fetching an instruction, performs the following sequence of steps:

- the device obtains exclusive access to the bus,
- the device requests data (such as an instruction) by putting a request on the bus,
- 5 - the device obtains the data when another device has put the data on the bus,
- the device releases the bus, allowing other devices access to the bus.

The processor 112 requests (re-)feeding of native instructions via the bus 140. The pre-processor 130 fetches virtual machine instructions from the instruction memory 120 also via the bus 140 for conversion to associated native instruction(s). Without special precautions, a
10 deadlock can occur if the processor 112 has requested a native instruction and blocks the bus 140 until the instruction has been supplied, whereas the pre-processor 130 first needs to obtain a (virtual machine) instruction from the instruction memory 120 via the same bus 140 before it can supply the native instruction. To avoid such a situation, the pre-processor 130 comprises means for, in response to the processor 112 requesting (re-)feeding of a native
15 instruction whose associated virtual machine instruction is not or no longer present in the pre-processor 130, feeding a no-operation (NOP) instruction to the processor 112 completing the bus transaction initiated by the processor 112.

Advantageously, the processing device 100 is capable of executing virtual machine instructions of more than one program. For instance, the processing device
20 100 supports a plurality of tasks expressed in virtual machine instructions. Optionally, some of the tasks may also be expressed in native instructions. Preferably, the support for multiple virtual machine tasks is implemented by a task switching routine in the operating system running on the microcontroller 110. When a task switch is triggered (e.g. driven by a timer interrupt and handled by a task switching interrupt handling routine), information relevant for
25 the currently active task is saved from the pre-processor 130 in addition to saving information from the processor 112. The information may be saved in a memory. The same type information is reloaded for the new task and provided to the pre-processor 130 and the processor 112. In the embodiments shown in Figures 3 and 4, the relevant pre-processor information includes the contents of the feeding memory 300, the counter 400 and the pointer
30 430. In the embodiments shown in Figures 5 and 6, the relevant pre-processor information includes the contents of the cache 550 and 630, respectively. To enable saving and restoring the information, the relevant elements of the pre-processor 130 are of a type which can be read and set under control of the processor 112. It will be appreciated that as an alternative the cache 550 may be saved and restored by the pre-processor 130.

CLAIMS:

1. A processing device for executing virtual machine instructions; the processing device comprising:

an instruction memory for storing instructions including at least one of the virtual machine instructions;

5 a microcontroller comprising a processor comprising a predetermined microcontroller core for executing native instructions from a predetermined set of microcontroller specific instructions; the native instructions being different from the virtual machine instructions; and

a pre-processor comprising:

10 a converter for converting at least one virtual machine instruction, fetched from the instruction memory into at least one native instruction; and feeding means for feeding native instructions to the microcontroller core for execution; characterised in that:

15 the processor is of a type which after the occurrence of a predetermined condition, such as an interrupt, requests re-feeding of up to a predetermined maximum of n native instructions, where $n > 1$; and

the feeding means comprises means for in response to the processor requesting re-feeding of a number of native instructions, re-feeding the requested native instructions.

2. A processing device as claimed in claim 1, characterised in that the pre-processor comprises a feeding memory for storing at least n instructions which were last fed to the processor; and

25 in that the feeding means is operative to, in response to the processor requesting re-feeding of a number of instructions, re-feeding the requested instructions from the feeding memory.

3. A processing device as claimed in claim 2, wherein the microcontroller is of a pipelined architecture, with a k -stage pipeline and n is equal to or larger than k .

4. A processing device as claimed in claim 2, wherein the processor

comprises an instruction cache for storing up to h instructions and n is equal to or larger than h .

5. A processing device as claimed in claim 2, wherein the microcontroller is of a pipelined architecture, with a k -stage pipeline, and the processor comprises an

5 instruction cache for storing up to h instructions; and n is equal to or larger than $k + h$.

6. A processing device as claimed in claim 2, wherein the feeding memory comprises locations for storing at least $n + m$ native instructions, where $m \geq 1$ and the pre-processor is operative to generate and store in the feeding memory up to m native instructions for first-time feeding to the processor.

10 7. A processing device as claimed in claim 6, wherein instructions to be successively fed or re-fed to the processor are stored successively; and the pre-processor comprises:

a counter indicating an address of an instruction expected to be requested next by the processor for first time feeding;

15 means to determine an offset of an actual address of an instruction requested by the processor with respect to the address stored in the counter; and

based on the offset locating the requested instruction in the feeding memory.

8. A processing device as claimed in claim 1, characterised in that the pre-processor comprises storing means for storing a state of the pre-processor enabling to regenerate at least n instructions which were last fed to the processor; and

in that the feeding means is operative to, in response to the processor requesting re-feeding of a number of instructions, re-feeding the requested instructions by regenerating the instructions based on the stored state.

25 9. A processing device as claimed in claim 8, characterised in that the storing means is operative to store at least part of the state in an instruction pointer of the microcontroller; and in that the feeding means is operative to retrieve the stored part from the instruction pointer.

10. A processing device as claimed in claim 9, characterised in that the pre-processor comprises for at least one virtual machine instruction a corresponding translation table for translating the virtual machine instruction into a sequence of native instructions; the table comprising native instructions and/or native instruction skeletons; in that the state comprises a translation table offset indicator; and in that the storing means is operative to store the translation table offset indicator in a predetermined least-significant part of the

instruction pointer of the microcontroller; and in that the feeding means is operative to locate a native instruction or a native instruction skeleton in the translation table under control of the translation table offset indicator in the instruction pointer.

11. A processing device as claimed in claim 10, characterised in that the
5 state further comprises a virtual machine instruction pointer indicating a virtual machine instruction in the instruction memory; and in that the storing means is operative to store the virtual machine instruction pointer in a predetermined further part of the instruction pointer of the microcontroller; and in that the pre-processor comprises means for fetching a virtual
10 machine instruction from a location in the instruction memory indicated by the virtual machine instruction pointer in the instruction pointer of the microcontroller, and in that the feeding means is operative to locate the translation table corresponding to the fetched virtual machine instruction.

12. A processing device as claimed in claim 10, characterised:
in that the translation table is divided into a plurality of sub-tables, at
15 least one of the sub-tables comprising a sequence of native instructions or native instruction skeletons;

in that the translation table offset indicator indicates an offset in a sub-table;

in that the state further comprises a sub-table indicator; and in that the
20 storing means is operative to store the sub-table indicator in a predetermined further part of the instruction pointer of the microcontroller;

and in that the feeding means is operative to locate a native instruction or native instruction skeleton at a location in the sub-table indicated by the sub-table indicator of the instruction pointer and the translation table offset indicator of the instruction pointer.

25 13. A processing device as claimed in claim 1, wherein the microcontroller comprises the instruction memory and the pre-processor; the processor, instruction memory and pre-processor being coupled via an atomic-transaction microcontroller bus; the microcontroller being of a type requesting (re-)feeding of a native instruction via the bus and the pre-processor being operative to fetch a virtual machine instruction from the instruction
30 memory via the bus for conversion to associated native instruction(s); and wherein the pre-processor comprises means for, in response to the processor requesting (re-)feeding of a native instruction whose associated virtual machine instruction is not or no longer present in the pre-processor, feeding a no-operation (NOP) instruction to the processor completing the bus transaction initiated by the processor.

14. A pre-processor for use with a microcontroller comprising a processor comprising a predetermined microcontroller core for executing native instructions from a predetermined set of microcontroller specific instructions;

the pre-processor comprising:

5 a converter for converting at least one virtual machine instruction, fetched from an instruction memory, into at least one native instruction; the native instructions being different from the virtual machine instructions; and

feeding means for feeding native instructions to the microcontroller core for execution;

10 characterised in that the feeding means comprises means for in response to the processor requesting re-feeding of more than one native instruction, re-feeding the requested native instructions.

1/4




FIG. 1A




FIG. 1B




FIG. 1C

2/4




FIG. 1D




FIG. 2

3/4




FIG. 3




FIG. 4

4/4




FIG. 5




FIG. 6


THIS PAGE BLANK (USPTO)



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 9/318, 9/455	A3	(11) International Publication Number: WO 99/18484 (43) International Publication Date: 15 April 1999 (15.04.99)
(21) International Application Number: PCT/IB98/01432 (22) International Filing Date: 17 September 1998 (17.09.98) (30) Priority Data: 97203033.2 2 October 1997 (02.10.97) EP (71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). (71) Applicant (for SE only): PHILIPS AB [SE/SE]; Kottbygatan 7, Kista, S-164 85 Stockholm (SE). (72) Inventor: LINDWER, Menno, Menashe, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). (74) Agent: KOPPEN, Jan, Internationaal Octrooibureau B.V., P.O. Box 220, NL-5600 AE Eindhoven (NL).		(81) Designated States: JP, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.</i> (88) Date of publication of the international search report: 24 June 1999 (24.06.99)

(54) Title: A PROCESSING DEVICE FOR EXECUTING VIRTUAL MACHINE INSTRUCTIONS

**(57) Abstract**

A processing device comprises an instruction memory (120) for storing virtual machine instructions, such as Java byte codes. A processor (112) of the processing device comprises a predetermined microcontroller core (114) for executing native instructions from a predetermined set of microcontroller specific instructions. The native instructions differ from the virtual machine instructions. The processor (112) is of a type which may request re-feeding of a plurality of native instructions. For instance, the processor (112) may have a pipeline and/or instruction cache which after an interrupt need to be re-filled. The processing device comprises a pre-processor (130) with a converter (132) for converting at least one virtual machine instruction, fetched from the instruction memory, into at least one native instruction. Feeding means (136) of the pre-processor (130) feed native instructions to the microcontroller core (114) and re-feed native instructions in response to the processor requesting re-feeding of a number of native instructions.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

INTERNATIONAL SEARCH REPORT

International application No.

PCT/IB 98/01432

A. CLASSIFICATION OF SUBJECT MATTER

IPC6: G06F 9/318, G06F 9/455

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC6: G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WPI

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0772122 A2 (DIGITAL EQUIPMENT CORPORATION), 7 May 1997 (07.05.97), page 13, line 55 - page 14, line 24, abstract --	1-14
A	EP 0263288 A2 (INTERNATIONAL BUSINESS MACHINES CORPORATION), 13 April 1988 (13.04.88), figure 1, abstract --	1-14
A	US 4524415 A (MARVIN A. MILLS, JR. ET AL), 18 June 1985 (18.06.85), column 3, line 47 - column 4, line 10; column 5, line 36 - line 55; column 6, line 15 - line 34, abstract --	1-14

☒ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"I" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

12 April 1999

Date of mailing of the international search report

14-04-1999

Name and mailing address of the ISA/

Swedish Patent Office

Box 5055, S-102 42 STOCKHOLM

Facsimile No. +46 8 666 02 86

Authorized officer

Göran Magnusson

Telephone No. +46 8 782 25 00

INTERNATIONAL SEARCH REPORT

International application No.

PCT/IB 98/01432

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0355961 A2 (DELCO ELECTRONICS CORPORATION), 28 February 1990 (28.02.90), page 5, line 34 - page 6, line 10; page 6, line 30 - line 38, figure 1, abstract --	1-14
E, A	Patent Abstracts of Japan, abstract of JP 10-289112 A (NEC CORP), 27 October 1998 (27.10.98) -- -----	1-14

INTERNATIONAL SEARCH REPORT

Information on patent family members

02/03/99

International application No.

PCT/IB 98/01432

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0772122 A2	07/05/97	AT 155905 T AU 647263 B AU 1570592 A CA 2082064 A,C DE 69221041 D,T EP 0528024 A,B FI 102219 B FI 925056 A IL 100992 A JP 7034178 B KR 9506619 B MX 9200938 A PT 100206 A,B US 5307504 A US 5432795 A WO 9215948 A	15/08/97 17/03/94 06/10/92 08/09/92 29/01/98 24/02/93 00/00/00 06/11/92 31/12/95 12/04/95 19/06/95 01/03/93 31/05/94 26/04/94 11/07/95 17/09/92
EP 0263288 A2	13/04/88	CA 1269756 A DE 3789345 D,T HK 79994 A JP 2022585 C JP 7058466 B JP 63098739 A SG 90794 A,G US 4841476 A	29/05/90 29/09/94 19/08/94 26/02/96 21/06/95 30/04/88 14/10/94 20/06/89
US 4524415 A	18/06/85	EP 0128155 A WO 8402410 A	19/12/84 21/06/84
EP 0355961 A2	28/02/90	CA 1316267 A DE 68925165 D,T JP 2118831 A US 5115513 A US 5117387 A	13/04/93 14/08/96 07/05/90 19/05/92 26/05/92

THIS PAGE BLANK (USPTO)